Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
P
progkrets
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Requirements
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Package registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Solveig Langbakk
progkrets
Commits
01e1eaa6
Commit
01e1eaa6
authored
6 months ago
by
Solveig Langbakk
Browse files
Options
Downloads
Patches
Plain Diff
fikset msg_key
parent
2a237678
Branches
Branches containing commit
No related tags found
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
controller.vhd
+6
-5
6 additions, 5 deletions
controller.vhd
controller_tb.vhd
+2
-0
2 additions, 0 deletions
controller_tb.vhd
with
8 additions
and
5 deletions
controller.vhd
+
6
−
5
View file @
01e1eaa6
...
...
@@ -70,26 +70,27 @@ begin
Wr_sig
<=
'1'
;
adresse
<=
"001"
;
e
nd
if
;
e
lse
--Hvis RX har mottatt noe data, så skal vi sende videre. Vi skal også skru på led-paeren.
if
adresse
=
"101"
and
msg_key
=
'0'
then
if
adresse
=
"101"
then
status
<=
reading
;
LED_msg
<=
'1'
;
adresse
<=
"001"
;
Wr_sig
<=
'1'
;
--status <= idle;
else
else
Data_bus
<=
"ZZZZZZZZ"
;
adresse
<=
"ZZZ"
;
Wr_sig
<=
'0'
;
Rd_sig
<=
'0'
;
--status <= idle;
end
if
;
end
if
;
--
end if;
end
if
;
end
if
;
--
end if;
end
process
p_clk
;
end
RTL
;
This diff is collapsed.
Click to expand it.
controller_tb.vhd
+
2
−
0
View file @
01e1eaa6
...
...
@@ -94,6 +94,7 @@ begin
begin
msg_key
<=
'1'
;
wait
for
CLK_PERIOD
;
wait
for
CLK_PERIOD
;
msg_key
<=
'0'
;
wait
for
CLK_PERIOD
;
...
...
@@ -106,6 +107,7 @@ begin
procedure
loopAscii
is
begin
wait
for
100
ns
;
adresse
(
2
downto
0
)
<=
"101"
;
wait
until
rising_edge
(
clk
);
Data_bus
<=
"01000001"
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment