Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
P
progkrets
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Requirements
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Package registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Solveig Langbakk
progkrets
Commits
1a522db6
Commit
1a522db6
authored
5 months ago
by
Solveig Langbakk
Browse files
Options
Downloads
Patches
Plain Diff
fjernet kode som var kommentert bort
parent
7f3a9089
Branches
main
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
controller.vhd
+1
-10
1 addition, 10 deletions
controller.vhd
with
1 addition
and
10 deletions
controller.vhd
+
1
−
10
View file @
1a522db6
...
...
@@ -20,8 +20,6 @@ end Controller;
architecture
RTL
of
Controller
is
--signal internal_baud : std_logic_vector(2 downto 0); -- Internt signal for baud
--signal internal_parity : std_logic_vector(1 downto 0); -- Internt signal for parity
signal
turnTaker
:
std_logic
;
signal
count
:
integer
;
signal
txBusy
:
std_logic
;
...
...
@@ -94,17 +92,11 @@ begin
impure
function
sendDataToTx
(
databus
:
std_logic_vector
(
7
downto
0
))
return
TxResult
is
variable
result
:
TxResult
;
begin
--if txBusy = '0' then
result
.
adresse_out
:
=
"001"
;
result
.
data_bus_out
:
=
databus
;
result
.
wr_sig_out
:
=
'1'
;
result
.
rd_sig_out
:
=
'0'
;
--else
-- result.adresse_out := "ZZZ";
-- result.data_bus_out := databus;
-- result.wr_sig_out := '0';
-- result.rd_sig_out := '0';
--end if;
return
result
;
end
function
sendDataToTx
;
...
...
@@ -130,7 +122,6 @@ begin
LED_msg
<=
'0'
;
Rd_sig
<=
'0'
;
txBusy
<=
'0'
;
--Data_bus <= internal_z & parity_out & baud_out;
Wr_sig
<=
'0'
;
adresse
<=
"000"
;
elsif
rising_edge
(
clk
)
then
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment